



Electrical Characterization of Impurity-Free Disordered p-Type GaAs

Prakash N. K. Deenapanray,^z V. A. Coleman,* and C. Jagadish**

Department of Electronic Materials Engineering, Research School of Physical Sciences and Engineering,
The Australian National University, Canberra, Australian Capital Territory 0200, Australia

Impurity-free disordered p-GaAs epi layers by SiO₂ or native oxide capping are characterized using deep level transient spectroscopy (DLTS) and capacitance-voltage measurements. Samples, including an uncapped epi layer for reference, were annealed at 900°C for 30 s under Ar ambient. Disorder resulted in an increase in the free hole concentration with the effect being more pronounced for the SiO₂ capping layer. DLTS measurements revealed the corresponding increase in the concentrations of both the Cu and Zn-related deep levels in the disordered epi layers. We relate these changes in electrical properties to segregation effects resulting from the nonequilibrium injection of excess gallium vacancies in the disordered p-type epi layers. We discuss the relative merit of using either SiO₂ or native oxide layers for the integration of optoelectronic devices.
© 2003 The Electrochemical Society. [DOI: 10.1149/1.1543335] All rights reserved.

Manuscript received October 10, 2002. Available electronically January 10, 2003.

The integration of optoelectronic devices based on planar configurations may only be realized if suitable methods are available to modify the bandgap of III-V semiconductor heterostructures selectively. Two post-growth alternatives to the current, but relatively cumbersome, selective area epitaxy technique are (i) impurity-free disordering (IFD), and (ii) implantation-induced disordering (IID).¹⁻⁸ Although IID provides the better reproducibility, IFD may be the preferred option for many device applications because it is simple to implement, and, more importantly, it retains the better optical and electrical quality of the disordered semiconductor material.^{6,9} IFD can be achieved using a dielectric material such as SiO₂¹⁻⁸ or a native oxide^{6,8,10-12} layer in conjunction with high temperature annealing, whereas it can be suppressed by employing a capping layer (or stacking layer) having a larger thermal expansion coefficient than the III-V semiconductor.^{6,8,13,14} IFD using native oxide layers is highly desirable because these insulating layers also provide compatibility for the monolithic integration of optoelectronic devices. It is generally accepted that the disordering process is promoted by the creation and diffusion of gallium vacancies, V_{Ga} , in GaAs.^{1-8,10-14} The creation of V_{Ga} is controlled by either the out-diffusion of Ga atoms into the capping layer or the time-dependent metallurgical reaction between GaAs and the encapsulant,^{6,8,12-14} while its diffusion away from the encapsulant/GaAs interface is stress controlled.^{5,8,13,14} Furthermore, we have recently proposed that the conversion of V_{Ga} into the arsenic-antisite, As_{Ga} (*i.e.*, $V_{\text{Ga}} + \text{As}_i \rightarrow \text{As}_{\text{Ga}}$) is enhanced when the near-surface region of GaAs is under compressive stress during annealing.¹⁵

Despite the apparent simplicity of IFD and its two decades of research, the operative mechanisms underlying the disordering process still raise open-ended questions. This is largely due to the fact that disordering is the compound effect of several critical factors, such as the quality of the capping layer, annealing conditions, stress, and doping.¹⁶ Furthermore, most of the past studies of IFD have excluded the defect engineering aspects of the process, including the defect-driven atomic relocation processes. Due to growth and dopant diffusion issues, most optoelectronic devices contain a heavily doped p-type (Zn or Be) top layer. Since Zn or Be are fast diffusers, the injection of V_{Ga} during disordering of the heavily doped top layer may result in their redistribution. Haddara *et al.*¹⁷ have demonstrated the atomic relocation of a Be marker in GaAs grown by molecular beam epitaxy using SiO₂ and Si₃N₄ capping layers. The long-range diffusion of these dopants lead to the unwanted, spatially nonselective impurity-induced disordering of the III-V heterostructures (*i.e.*, poor electrical and optical properties of devices).¹⁸⁻²⁰ Pre-

vious reports have studied the contentious issue of dopant diffusion under equilibrium conditions, which are not applicable under the conditions required to achieve IFD.¹⁸⁻²⁰ Furthermore, it is of technological significance to research dielectric capping layers that can promote IFD while minimizing the redistribution of the fast-diffusing dopants.

In this paper, we compare the segregation of impurities, such as Zn and Cu, under nonequilibrium annealing conditions in p-type GaAs capped with either a SiO₂ or a native oxide layer. The redistribution of these species is discussed in light of the creation of V_{Ga} during the disordering process. Our results demonstrate that the disordering-induced relocation of Zn is less pronounced when a native oxide layer is used. Hence, native oxide layers may be more suitable for IFD of GaAs-based heterostructures containing a p-doped top layer.

Experimental

p-Type GaAs(100) layers doped with 7×10^{15} Zn/cm³ were grown at 750°C on p⁺-substrates by metallorganic chemical vapor deposition (MOCVD). A native oxide layer ~30 nm thick was formed on one set of samples (area 4.5 × 4.5 mm²) by pulsed anodic oxidation (ANO) at room temperature (period of rectangular current waveform = 20 ms, duty cycle = one-fourth, potential difference between electrodes = 40 V). Details of our electrochemical cell have been described elsewhere.²¹ Thin native oxide layers (30 nm) have recently been used successfully to engineer the bandgap of GaAs-based laser diodes for the fabrication of multiwavelength lasers by the IFD process.²² Another set of samples was capped with 30 nm SiO₂ by plasma-enhanced chemical vapor deposition. The capped samples, together with an as-grown layer, were annealed at 900°C for 30 s in Ar ambient by rapid thermal annealing (RTA). Titanium Schottky barrier diodes (SBDs), 200 nm thick and of 0.77 mm diam, were formed on the chemically cleaned layers by electron beam evaporation. SBDs were also fabricated on the as-grown epi layer. An In-Ga eutectic was used to form ohmic contacts on the back side of samples. The electrical properties of samples were measured by high-frequency (1 MHz) capacitance-voltage (C-V) and deep level transient spectroscopy (DLTS) techniques. The room temperature C-V measurements were used to determine the free hole concentration, N_A , of the samples. The activation energy, E_t , and apparent capture cross section, σ_a , (*i.e.*, “signature”) of a defect level was extracted from the Arrhenius plot of $\ln(T^2/e_h)$ vs. 1000/ T , where e_h is the hole emission rate and T is the measurement temperature. Isothermal DLTS measurements were performed using fixed reverse bias and variable filling pulse heights to determine defect depth profiles.

* Electrochemical Society Student Member.

** Electrochemical Society Active Member.

^z E-mail: pnk109@rsphysse.anu.edu.au




Figure 1. Free carrier concentration of as-grown (open diamonds) and annealed (capped or uncapped) samples. The legends indicate the annealing conditions. Samples were annealed in a rapid thermal annealer at 900°C for 30 s in an Ar ambient.

Results and Discussion

Figure 1 depicts the free carrier concentration, N_A , in the as-grown (open diamonds) and annealed samples. The legends show the conditions under which the samples were annealed. The hole concentration in the as-grown layer is $7 \times 10^{15} \text{ cm}^{-3}$, and it increases to $\sim 9 \times 10^{15} \text{ cm}^{-3}$ upon RTA. This increase could result from the electrical activation of Zn which was otherwise passivated by hydrogen or occupied interstitial sites in the as-grown material. Additionally, annealing could increase the concentration of acceptor-type defects. The capped and annealed samples show further increase in N_A in the near-surface region with the effect being more pronounced for the SiO_2 -capped sample (open triangles). The annealed layers capped with ANO (solid circles) or SiO_2 exhibit increases in N_A by ~ 1.5 or ~ 3.8 times, respectively, compared to the as-grown sample. The results in Fig. 1 clearly show that IFD increased the free hole concentration in the near-surface region of the p-type GaAs layer.

In order to understand the mechanism responsible for the change in N_A following IFD of p-GaAs, we turn to the DLTS spectra measured from the same samples. Figure 2 depicts the DLTS spectra measured from as-grown, as-grown and annealed, SiO_2 -capped and annealed, and ANO-capped and annealed p-type GaAs. The Arrhenius plots shown in open symbols in Fig. 3 were used to determine the signature of defects, while the solid lines overlaying the data points are the signatures of defects previously reported in the literature.²³⁻²⁵ This comparative analysis is a commonly used procedure for the identification of defects measured by DLTS. HB2 and HC1, which are commonly observed in p-GaAs epilayers grown by MOCVD can be identified as Cu_{Ga} (HL4) and Fe-related (HL3) defects, respectively.²³ The DLTS depth profiles shown in Fig. 4a and b (solid lines) reveal that the peak concentrations of HC1 and HB2 in the as-grown layer were $\sim 2 \times 10^{15}$ and $\sim 3 \times 10^{13} \text{ cm}^{-3}$, respectively. The decrease in the concentrations of HC1 and HB2 toward the surface indicates that Fe and Cu diffused from the heavily doped substrate into the epi layer during growth. Additional defect peaks HA, HB1, and HC2 are detected in the uncapped and annealed layer. HC2 may appear to be similar to HC1, but for their different signatures (Fig. 3). Indeed, the peak position of HC2 is shifted to the lower temperature by $\sim 5 \text{ K}$ compared to




Figure 2. DLTS spectra measured from (a) as-grown (b) uncapped and annealed, (c) SiO_2 -capped, and (d) ANO-capped annealed p-type GaAs layers. Defects HC1 and HB2 are detected in the as-grown sample, while additional hole traps HA, HB1, and HC2 are observed in the annealed samples.

that of HC1. HA can be identified as the Zn-related defect HL12 that has previously been reported in Zn-contaminated material grown by liquid phase epitaxy,²³ while HB1 may be similar to defect H2' that has been proposed to be a defect complex involving Cu and the arsenic interstitial, Cu-As_i .²⁴ The summary of the electrical properties of hole traps and their tentative identification is given in Table I. Figure 4 shows that the concentrations of all defects were increased following annealing of the as-grown sample. The detection of HA in the uncapped and annealed sample suggests the activation of Zn-related defects which were electrically passivated by hydrogen in




Figure 3. Arrhenius plots from which the signatures of defects are extracted. The solid lines overlaying the experimental data points (open symbols) are signatures of defects in p-GaAs layers previously reported in the literature.




Figure 4. DLTS depth profiles of (a) HC2 and HC1, (b) HB2, and (c) HA. The solid circles, solid squares, open triangles, and solid lines correspond to SiO₂-capped, ANO-capped, uncapped (NC), and as-grown (AG) samples, respectively. Defect HA is not detected in the as-grown sample. The depth profile of HB1 was not measured since its peak is either partially or completely masked by the larger peak of defect HB2.

the as-grown sample. HB2 is a p-type dopant in GaAs since it can be identified as the Cu_{Ga} double acceptor state.^{23,25} Because its concentration does not increase significantly upon annealing (Fig. 4b), we may conclude that the increase in N_A in the uncapped and annealed sample (see Fig. 1) is mainly due to the electrical activation of Zn.

Of greater significance here is the comparison of defects created in the capped and annealed samples. Figure 2 (spectrum (c)) and Fig. 4 clearly demonstrate that the concentrations of HA, HB2, and HC2 are increased by 2-3 orders of magnitude when a SiO₂ capping layer is used. Judging from the asymmetric DLTS peak of HB2, we believe that HB1 is still present in the sample disordered by SiO₂ capping. In contrast, the concentration of defects in p-GaAs disordered using a native oxide layer is ~ 2 orders of magnitude lower compared to a SiO₂ layer (spectrum d in Fig. 2 and Fig. 4). It is

timely here to discuss the possible origin of HC2. Figure 3 shows that its signature is similar to those of defects H3²⁴ and HM1.²⁶ In their study of electron irradiated epitaxially-grown p-GaAs, Bourgoin *et al.*²⁴ proposed that H3 was related to the arsenic interstitial, As_i, whereas Lagowski *et al.*²⁶ provided the unambiguous evidence that HM1 detected in bulk material was the double donor state of EL2, *i.e.*, As_{Ga}(+/++). During SiO₂-capped annealing, Ga atoms outdiffuse into the capping layer creating an excess of As over Ga in the near-surface region of the GaAs layer. Hence, the defects created in IFD GaAs are either V_{Ga}, As_i, As_{Ga}, or complexes thereof as discussed in our recent studies on IFD of n-type GaAs.^{15,27} These defects are also created in n-GaAs disordered using a native oxide layer.²⁸ In this case, defects are created by the metallurgical reaction between the native oxide layer and GaAs.^{12,21} We have shown that the single donor state (0/+) of EL2 in disordered n-type GaAs exhibits a depth profile that decays exponentially below the surface.²⁷ Figure 4a reveals that the depth profile of HC2 shows a conspicuous decrease toward the surface. Given that the hole trap related to EL2 has not been reported in epitaxially grown p-GaAs to date and the depth profile of HC2, we suspect that HC2 is not the EL2. We defer any further discussion of HC2 since its identity is not known to us at present.

Zn and Cu diffuse by the same mechanisms, namely the kick-out (*e.g.*, Zn_i + Ga_{Ga} → Zn_{Ga} + Ga_i) or the substitutional (*e.g.*, Zn_i + V_{Ga} → Zn_{Ga}) process.^{17-20,25} Both mechanisms rely on the mobility of the interstitial species (Zn_i or Cu_i), and it is generally accepted that diffusion is predominantly by the kick-out mechanism. However, Haddara *et al.*¹⁷ have demonstrated that this picture cannot be maintained under the nonequilibrium injection of V_{Ga} (*i.e.*, the IFD process) when the substitutional mechanism dominates. Hence, we may conclude that the creation of HA, HB1, and HB2 in the disordered p-GaAs layers results from the segregation of Zn and Cu toward the surface of the samples. It is worth noting here that HA is most probably a complex involving Zn_i, since Zn_{Ga} is a shallow acceptor. Since the concentration of HB2 (Cu_{Ga}) is relatively small in the sample disordered using SiO₂ (Fig. 4b), we conclude that the increase in N_A in this sample (Fig. 1) is predominantly due to the segregation of Zn. This is evidenced by the rather large concentration of HA in the sample (spectrum c) in Fig. 2 and Fig. 4c). The relatively smaller increase in N_A in the sample disordered using a native oxide layer agrees with the correspondingly lower segregation of impurities in the sample. The decrease in the concentration of defects toward the surface could be the result of the efficient conversion of V_{Ga} into As_{Ga} in the near-surface region of GaAs which is under compressive stress during IFD.¹⁵

Most research in the past has studied IFD in nominally undoped structures using SiO₂ capping layers. However, these results cannot be automatically transferred to doped device structures because of atomic relocation of Zn or Be during IFD.^{16,17,29} Two alternatives exist to this problem: (i) using C as a p-type dopant,²² and/or (ii) employing a capping layer that is able to promote disordering while minimizing the redistribution of Zn or Be. Native oxide layers have been shown to effectively provide sufficient disordering in GaAs-based heterostructures for the fabrication of optoelectronic devices.^{10-12,22} The results discussed above clearly demonstrate that the segregation of impurities, especially Zn, during the injection of V_{Ga} can be minimized by the use of a native oxide layer. Indeed, our preliminary results (to be presented elsewhere) on the bandgap-engineered laser structures containing a heavily Zn-doped top layer by IFD using a native oxide layer are very promising.

Conclusion

We have characterized impurity-free disordered p-GaAs layers using either a SiO₂ or native oxide layer by DLTS and C-V techniques. Disorder causes the segregation impurities such as, Zn and Cu, in the near-surface region of samples. We have discussed this atomic relocation process by the diffusion of these species by the substitutional mechanism under the nonequilibrium injection of

Table I. Summary of the electrical properties of hole traps and their tentative identification.

Defect	Activation energy, E_t (eV)	Capture cross section, σ_a (cm ²)	Identification
HA	0.27 ± 0.02	7.3 × 10 ⁻¹⁴	HL12 (Zn-related) ²³
HB1	0.41 ± 0.04	5.0 × 10 ⁻¹³	H2' (Cu-As) ²⁴
HB2	0.39 ± 0.02	6.3 × 10 ⁻¹⁵	HL4 (Cu-related) ^{23,24}
HC1	0.58 ± 0.03	8.2 × 10 ⁻¹⁵	HL3 (Fe-related) ^{23,24}
HC2	0.56 ± 0.03	3.0 × 10 ⁻¹⁵	HM1 (As _{Ga})? ²⁶ /H3 (As _i)? ²⁴

V_{Ga} . Further, our results have shown that the segregation of Zn is minimized when a native oxide layer is used for disordering, and offers new prospects for its use in the bandgap modification of optoelectronic devices that use Zn as a p-type dopant.

Acknowledgment

P.N.K.D is grateful for the financial support of the Australian Research Council.

References

1. D. G. Deppe, L. J. Guido, N. Holonyak, Jr., K. C. Hsieh, R. D. Burnham, R. L. Thornton, and T. L. Paoli, *Appl. Phys. Lett.*, **49**, 510 (1986).
2. P. N. K. Deenapanray, L. Fu, H. H. Tan, and C. Jagadish, *Electrochem. Solid-State Lett.*, **3**, 196 (2000); L. Fu, P. N. K. Deenapanray, H. H. Tan, C. Jagadish, L. V. Dao, and M. Gal, *Appl. Phys. Lett.*, **76**, 837 (2000).
3. S. Bürkner, M. Maier, E. C. Larkins, W. Rothmund, E. P. O'Reilly, and J. D. Ralston, *J. Electron. Mater.*, **24**, 805 (1995).
4. P. N. K. Deenapanray, H. H. Tan, M. I. Cohen, K. Gaff, M. Petravic, and C. Jagadish, *J. Electrochem. Soc.*, **147**, 1950 (2000); P. N. K. Deenapanray and C. Jagadish, *J. Vac. Sci. Technol. B*, **19**, 1962 (2001).
5. P. N. K. Deenapanray and C. Jagadish, *Electrochem. Solid-State Lett.*, **4**, G11 (2001).
6. J. H. Marsh, *Semicond. Sci. Technol.*, **8**, 1136 (1993).
7. J. H. Teng, S. J. Chua, G. Li, A. S. Helmy, and J. H. Marsh, *Appl. Phys. Lett.*, **76**, 1582 (2000).
8. See, for example, *Semiconductor Quantum Wells Intermixing, Optoelectronic Properties of Semiconductors and Superlattices*, Vol. 8, E. H. Li, Editor, Gordon and Breach, Amsterdam (2000).
9. P. N. K. Deenapanray, H. H. Tan, B. G. Svensson, and C. Jagadish, *Jpn. J. Appl. Phys., Part 1*, **42**, (unpublished) (2003).
10. S. Yuan, Y. Kim, C. Jagadish, P. T. Burke, M. Gal, J. Zou, D. Q. Cai, D. J. H. Cockayne, and R. M. Cohen, *Appl. Phys. Lett.*, **70**, 1269 (1997).
11. S. Yuan, Y. Kim, H. H. Tan, C. Jagadish, P. T. Burke, L. V. Dao, M. Gal, J. Zou, D. Q. Cai, D. J. H. Cockayne, and R. M. Cohen, *J. Appl. Phys.*, **83**, 1305 (1998).
12. R. M. Cohen, G. Li, C. Jagadish, P. T. Burke, and M. Gal, *Appl. Phys. Lett.*, **73**, 803 (1998).
13. A. Pépin, C. Vieu, M. Schneider, H. Launois, and Y. Nissim, *J. Vac. Sci. Technol. B*, **15**, 142 (1997).
14. L. Fu, J. Wong-Leung, P. N. K. Deenapanray, H. H. Tan, C. Jagadish, B. Gong, R. N. Lamb, R. M. Cohen, W. Reichert, L. V. Dao, and M. Gal, *J. Appl. Phys.*, **92**, 3579 (2002).
15. P. N. K. Deenapanray, B. Gong, R. N. Lamb, A. Martin, L. Fu, H. H. Tan, and C. Jagadish, *Appl. Phys. Lett.*, **80**, 4351 (2002).
16. M. Buda, L. Fu, J. Hay, P. N. K. Deenapanray, H. H. Tan, C. Jagadish, P. Reece, and M. Gal, in *Integrated Optoelectronics*, M. J. Deen, D. Misra, and J. Ruzyllo Editors, PV 2002-4, the Electrochemical Society, Proceedings Series, Pennington, NJ (2002).
17. Y. M. Haddara, M. D. Deal, and J. C. Bravman, *Appl. Phys. Lett.*, **68**, 1939 (1996).
18. R. M. Cohen, *Mater. Sci. Eng., R.*, **20**, 167 (1997), and references therein.
19. N. H. Ky, L. Pavesi, D. Araújo, J. D. Ganière, and F. K. Reinhart, *J. Appl. Phys.*, **69**, 7585 (1991).
20. D. G. Deppe and N. Holonyak, Jr., *J. Appl. Phys.*, **64**, R93 (1989).
21. P. N. K. Deenapanray, L. Fu, M. Petravić, C. Jagadish, B. Gong, and R. N. Lamb, *Surf. Interface Anal.*, **29**, 754 (2000).
22. J. H. Teng, S. J. Chua, Y. H. Huang, G. Li, Z. H. Zhang, A. S. Helmy, and J. H. Marsh, *J. Appl. Phys.*, **88**, 3458 (2000).
23. A. Mitonneau, G. M. Martin, and A. Mircea, *Electron. Lett.*, **13**, 666 (1977).
24. D. Stievenard, X. Boddart, and J. C. Bourgoin, *Phys. Rev. B*, **34**, 4048 (1986).
25. R. Leon, P. Werner, K. M. Yu, M. Kaminska, and E. R. Weber, *Appl. Phys. A: Mater. Sci. Process.*, **61**, 7 (1995).
26. J. Lagowski, D. G. Lin, T.-P. Cehn, M. Skowronski, and H. C. Gatos, *Appl. Phys. Lett.*, **47**, 929 (1985).
27. P. N. K. Deenapanray, H. H. Tan, C. Jagadish, and F. D. Auret, *Appl. Phys. Lett.*, **77**, 696 (2000); *J. Appl. Phys.*, **88**, 5255 (2000).
28. P. N. K. Deenapanray, H. H. Tan, and C. Jagadish, *Appl. Phys. A: Mater. Sci. Process.*, Online (2002).
29. P. N. K. Deenapanray, A. Martin, S. Doshi, H. H. Tan, and C. Jagadish, *Appl. Phys. Lett.*, **81**, 3573 (2002).